Inventor:

Wendell P. Noble

Title:

Semiconductor Processing Methods of Forming Integrated Circuitry, Forming Conductive Lines, Forming a Conductive Grid, Forming a Conductive Network,

Forming an Electrical Interconnection to a Node Location, Forming an Electrical

Interconnection with a Transistor Source/Drain Region, and Integrated Circuitry

Assignee:

Micron Technology, Inc.

INFORMATION DISCLOSURE STATEMENT

PURSUANT TO 37 C.F.R. §§ 1.56, 1.97 AND 1.98

In compliance with 37 C.F.R. §§ 1.56, 1.97 and 1.98, your attention is directed to the United States patents and other references listed on the attached Form PTO-1449. No admission is made regarding whether all the submitted references are prior art.

The listed references were cited by, or submitted to, the Office in the parent, co-pending application of the above-identified application. The aboveidentified application is a divisional application of co-pending application Serial No. 10/227,500, filed August 22, 2002. Such prior disclosure is sufficient for the above-identified application as far as copies of the references are concerned. 37 C.F.R. § 1.98(d) and MPEP § 609(2).

Citation of these references is respectfully requested.

Respectfully submitted,

By:

Robert C. Hyta

Reg. No. 46,791

EV317134177

U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE Form PTO-1449 ATTY. DOCKET NO. SERIAL NO. M122-2378 Filed Herewith APPLICANT Wendell P. Noble LIST OF ART CITED BY APPLICANT (Use several sheets if necessary) GROUP FILING DATE Filed Herewith Unassigned U.S. PATENT DOCUMENTS Subclass Filing Date *Examiner Initial Number If Appropriate 5,539,229 07/96 Noble, Jr., et al. AA AB 5,214,603 05/93 Dhong, et al. AC 4,604,162 08/86 Sobczak ΑD 5,391,911 Beyer, et al. 5,763,931 06/98 AE Sugiyama AF 5,599,724 02/97 Yoshida 12/98 AG 5,846,854 Giraud, et al. 5,011,783 04/91 ΑH Ogawa, et al. ΑĬ 4,700,461 10/87 Choi, et al. 5,608,248 03/97 AJ 07/00 Cleeves AK 6,091,129 ΑL 6,004,865 12/99 Horiuchi, et al. AM 5,831,305 11/98 09/00 AN 6,117,760 Gardner, et al. ΑO 6,373,138 04/02 Noble ΑP 6,274,919 08/01 FOREIGN PATENT DOCUMENTS Date Class Subclass Translation Country Number 0 720 221 A1 EPO AQ AR OTHER REFERENCES (including Author, Title, Date, Pertinent Pages, Etc.) AT Davari et. al., "A Variable-Size Shallow Trench Isolation (STI) Technology With Diffused Sidewall Doping For Submicron CMOS," IEDM Technical Digest, International Electron Devices Meeting, San Francisco, CA, Dec. 11-14, 1988, pp. 92-95. Bakeman et. al., "A High Performance 16-Mb Dram Technology," 1990 Symposium on VLSI Technology Digest of Technical Papers, ΑU 1990 VLSI Technology Symposium, Honolulu, HI, June 4-7, 1990, pp. 11-12. DATE CONSIDERED **EXAMINER** *EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

EV317134177

					S. DEPARTMENT OF COMMERCE TENT AND TRADEMARK OFFICE	ATTY. DOCKET NO. SERIAL NO. MI22-2378 Filed Herewith					
		LIST	OF ART CITE		CANT	APPLICANT Wendell P. Noble					
(Use several sheets if necessary)						FILING DATE		GROUP Unassigned			
					U.S. PATENT DOCUMENTS	Filed Herewith		Unass	igned		
*Examiner Initial		Document Number		Date Name			Class	Subclass	Filing Date If Appropriate		
	AA		,211	08/93	Tashiro						
	АВ	<u> </u>									
	AC	<u> </u>		 			<u> </u>				
		τ		 	FOREIGN PATENT DOCUME	NTS					
j		Document Number		Date	Country		Class	Subclass	Translation		
	AP	-		-}					Yes	No	
	Ar		OTI	HER REFERE	NCES (including Author, Title, Da	te, Pertinent Pages, E	c.)	 	L	·	
	AS		Suma et. al., "An SOI-DRAM With Wide Operating Voltage Range by CMOS/SIMOX Technology," IEEE Journal of Solid-State								
			Circuits, November 1994, pp. 1323-1329.								
			Kuge et. al., "SC	OI-DRAM Circu	uit Technologies For Low Power H	ligh Speed Multigiga S	cale Memor	ies", IEEE Jo	urnal of Solid	I-State	
			Circuits, April 1996, pp. 586-591.								
			Y. Kohyama et	al., "Buried Bit	Line Cell for 64MB DRAMs," IE	EE, 1990 Symposium	on VLSI Te	chnology, pp.	17, 18.		
			IBM Technical Disclosure Bulletin, "Buried Stud That Eliminates Substrate and Well Contact Requirements",								
			Vol. 39, Pub	No. 6, June 19	96.	 					
			Takahiro Onai et al., "SEPIA: A New Isolation Structure for Soft-Error-Immune LSI's," 1993 IEEE, 3 pages.								
EXAMINER					DATE CONSIDE	DATE CONSIDERED					
					ot citation is in conformance wil						